Click Here
home features news forums classifieds faqs links search
6083 members 
Amiga Q&A /  Free for All /  Emulation /  Gaming / (Latest Posts)
Login

Nickname

Password

Lost Password?

Don't have an account yet?
Register now!

Support Amigaworld.net
Your support is needed and is appreciated as Amigaworld.net is primarily dependent upon the support of its users.
Donate

Menu
Main sections
Home
Features
News
Forums
Classifieds
Links
Downloads
Extras
OS4 Zone
IRC Network
AmigaWorld Radio
Newsfeed
Top Members
Amiga Dealers
Information
About Us
FAQs
Advertise
Polls
Terms of Service
Search

IRC Channel
Server: irc.amigaworld.net
Ports: 1024,5555, 6665-6669
SSL port: 6697
Channel: #Amigaworld
Channel Policy and Guidelines

Who's Online
48 crawler(s) on-line.
 35 guest(s) on-line.
 2 member(s) on-line.


 tygre,  pixie

You are an anonymous user.
Register Now!
 tygre:  3 mins ago
 pixie:  4 mins ago
 DiscreetFX:  6 mins ago
 Karlos:  7 mins ago
 Yssing:  16 mins ago
 amigakit:  22 mins ago
 BigD:  27 mins ago
 NutsAboutAmiga:  1 hr 3 mins ago
 SHADES:  1 hr 14 mins ago
 BillE:  1 hr 29 mins ago

/  Forum Index
   /  General Technology (No Console Threads)
      /  The (Microprocessors) Code Density Hangout
Register To Post

Goto page ( Previous Page 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 )
PosterThread
Gunnar 
Re: The (Microprocessors) Code Density Hangout
Posted on 3-Oct-2022 7:28:46
#241 ]
Regular Member
Joined: 25-Sep-2022
Posts: 152
From: Unknown


Quote:

Vector extensions (register length-agnostic) require much less registers.


WRONG!


A CPU needs more registers to be able to do work in parallel fashion.
And to be able to unroll code to avoid sequential stalls.

And your argument "but Intel has only 16 Register" - is absolutely wrong.
Intel has ~ 80 Register internally, to be able to do Out of Order in a sensible way.


Please get a clue about the topics you talk about.

 Status: Offline
Profile     Report this post  
cdimauro 
Re: The (Microprocessors) Code Density Hangout
Posted on 3-Oct-2022 7:29:14
#242 ]
Elite Member
Joined: 29-Oct-2012
Posts: 3084
From: Germany

@Gunnar

Quote:

Gunnar wrote:
Quote:
Guess what: another logical fallacy!

Actually logical fallacies are the ONLY thing that you're bringing here.



Cesare,

there is nothing wrong by getting information from other sources.

Your problem is the internet is not a 100% reliable source
where every post online is 100% correct - the Internet is full of nonsense.

By quoting from the Internet you can proof the Elvis is still alive,
that the Russians are right now trying to save the Ukraine from Nazis,
that the USA is secretly ruled by reptile aliens,

Correct. But on internet there are also PAPERs and those are the ones which were reported here.
Quote:
and that the TINA Amiga project has a 128Bit memory bus.

Same as before. Replied here: https://amigaworld.net/modules/newbb/viewtopic.php?topic_id=44169&start=200&post_id=855345&order=0&viewmode=flat&pid=0&forum=17#855345
Quote:
= the Internet is full of nonsense.

Since we ARE on internet, then this should non-sense as well, right?
Quote:
Without any personal experience yourself your can not judge the quality of what you quote from the Internet.

You ran into this trap of quoting "false fact" without understanding them before.

Again, another logical fallacy. You're hopeless!
Quote:
Lets us recall your hundreds of posts about the TINA project:

In the TINA project you claimed absolutely false and technical impossible values as hardware facts.
You claimed impossible clockrates, you claimed impossible bus width, and you claimed you have the CPU from NATAMI that you would use.

Same as before. Replied here: https://amigaworld.net/modules/newbb/viewtopic.php?topic_id=44169&start=200&post_id=855345&order=0&viewmode=flat&pid=0&forum=17#855345
Quote:
Cesare, you repeat this again and again.
Please stop quoting stuff that you not understand.

I doubt that you could understand each time that you're writing those logical fallacies.

Mother Nature was really bad with you. But, do you know what? It's not my problem, rather... YOUR.

 Status: Offline
Profile     Report this post  
cdimauro 
Re: The (Microprocessors) Code Density Hangout
Posted on 3-Oct-2022 7:35:38
#243 ]
Elite Member
Joined: 29-Oct-2012
Posts: 3084
From: Germany

@Gunnar

Quote:

Gunnar wrote:

Quote:

Vector extensions (register length-agnostic) require much less registers.


WRONG!


A CPU needs more registers to be able to do work in parallel fashion.
And to be able to unroll code to avoid sequential stalls.

Gunnar, you stopped at your AMMX and this explains your statement.

And it also explains why you haven't understood what the poor Samurai Crow was trying to explain you.

You really need to learn. A LOT.

Some sources:
SIMD Instructions Considered Harmful: https://www.sigarch.org/simd-instructions-considered-harmful/
Three fundamental flaws of SIMD ISA: https://www.bitsnbites.eu/three-fundamental-flaws-of-simd/
The ARM Scalable Vector Extension: https://alastairreid.github.io/papers/sve-ieee-micro-2017.pdf

And take a look at the examples.
Quote:
And your argument "but Intel has only 16 Register" - is absolutely wrong.
Intel has ~ 80 Register internally, to be able to do Out of Order in a sensible way.

Please get a clue about the topics you talk about.

Yes, I've a clue and I've correctly talked about the registers which are EXPOSED by the ISA/Architecture.

Whereas you completely derailed and now you're talking about the registers available/used on the microarchitecture.

So, two completely different things... mixed together!

But according to you it's me that I've no clue about this topic...

EDIT. Added "The ARM Scalable Vector Extension" paper on the Vector/SIMD links.

Last edited by cdimauro on 03-Oct-2022 at 04:24 PM.

 Status: Offline
Profile     Report this post  
Gunnar 
Re: The (Microprocessors) Code Density Hangout
Posted on 3-Oct-2022 10:31:10
#244 ]
Regular Member
Joined: 25-Sep-2022
Posts: 152
From: Unknown

@cdimauro

Dear Cesare Di Mauro,

Quote:

Quote:

there is nothing wrong by getting information from other sources.

Your problem is the internet is not a 100% reliable source
where every post online is 100% correct - the Internet is full of nonsense.

By quoting from the Internet you can proof the Elvis is still alive,
that the Russians are right now trying to save the Ukraine from Nazis,
that the USA is secretly ruled by reptile aliens,
and that the TINA Amiga project has a 128Bit memory bus.


Correct. But on internet there are also PAPERs and those are the ones which were reported here.



You combine Internet nonsense, Internet Yellowpress, and random papers you find.
Then you mix this all up and on top you misread them.

This is the same like did with the ALTERA documentation at the TINA project.
Everything you posted as hard facts about TINA was wrong.
And on top you made up extra stories.
You even posted here on Amigaworld that you have the NATAMI CPU to include in your TINA project.

 Status: Offline
Profile     Report this post  
cdimauro 
Re: The (Microprocessors) Code Density Hangout
Posted on 3-Oct-2022 16:30:18
#245 ]
Elite Member
Joined: 29-Oct-2012
Posts: 3084
From: Germany

@Gunnar

Quote:

Gunnar wrote:
@cdimauro

Dear Cesare Di Mauro,

Quote:

Correct. But on internet there are also PAPERs and those are the ones which were reported here.


You combine Internet nonsense, Internet Yellowpress, and random papers you find.
Then you mix this all up and on top you misread them.

At least I can read them: you read nothing and you're blocked on the the Stone Age about parallel computation.

What's even worse, you're unable to understand those papers (as you've shown on the discussion with Samurai Crow).

That's why your AMMX sucks: it's not scalable and it's not future-proof.
Quote:
This is the same like did with the ALTERA documentation at the TINA project.
Everything you posted as hard facts about TINA was wrong.

"If you repeat a lie often enough, people will believe it, and you will even come to believe it yourself." - Joseph Goebbels

Same as before. Replied here: https://amigaworld.net/modules/newbb/viewtopic.php?topic_id=44169&start=200&post_id=855345&order=0&viewmode=flat&pid=0&forum=17#855345
Quote:
And on top you made up extra stories.

Do you talk about the ones that you invent each time and for whom you give absolutely no proof?
Quote:
You even posted here on Amigaworld that you have the NATAMI CPU to include in your TINA project.

Yes. To be more exact, it was Jens' N050 soft core.

Matthew sent me the VHDL code on June 2013: N050softcore.7z (7326791 bytes)

 Status: Offline
Profile     Report this post  
cdimauro 
Re: The (Microprocessors) Code Density Hangout
Posted on 3-Oct-2022 16:58:57
#246 ]
Elite Member
Joined: 29-Oct-2012
Posts: 3084
From: Germany

Updated Benchmarks post with Some benchmarks from Enhancing the RISC-V Instruction Set Architecture.

 Status: Offline
Profile     Report this post  
Hammer 
Re: The (Microprocessors) Code Density Hangout
Posted on 4-Oct-2022 15:52:21
#247 ]
Elite Member
Joined: 9-Mar-2003
Posts: 4600
From: Australia

@cdimauro

Quote:


Bobcat had 166Mhz less frequency, but:
- it was out-of-order;
- had more L1 data cache;
- had 512KB L2 cache per core;
- had a better productive process (40nm vs 45nm).

And it sucked compared to Atom...

My examples are real desktop apps running on Windows compared to your GCC 4.4/Linux benchmarks.

2014 era ICC beats GCC 4.4.

Anandtech didn't show Jaguar benchmarks

https://www.notebookcheck.net/SoC-Shootout-x86-vs-ARM.99496.0.html



AMD's game console design wins from Microsoft and Sony are real.


ARM Cortex A72 with quad core at 2.3 Ghz (Kirin 950) vs Intel Atom with quad core at 2.3 Ghz (Z3580)







CPU physics score

Intel Atom Z3580 = 20,977

ARM Cortex A72 Kirin 950 = 14,784

AMD Athlon 5350 quad-core Jaguar CPUs = 23,546

AMD's game console design wins from Microsoft and Sony are real.


Amiga 500/1000 is designed to be gaming machines 1st, not Unix workstations!



Last edited by Hammer on 04-Oct-2022 at 04:03 PM.
Last edited by Hammer on 04-Oct-2022 at 04:01 PM.
Last edited by Hammer on 04-Oct-2022 at 03:58 PM.
Last edited by Hammer on 04-Oct-2022 at 03:55 PM.

_________________
Ryzen 9 7950X, DDR5-6000 64 GB RAM, GeForce RTX 3080 Ti
Ryzen 9 7900X, DDR5-5600 32 GB RAM, GeForce RTX 3080 Ti
Amiga 1200 (rev 1D1, KS 3.2, TF1260, 68060 @ 63 Mhz, 128 MB)
Amiga 500 (rev 6A, KS 3.2, PiStorm/RPi3a/Emu68)

 Status: Offline
Profile     Report this post  
Hammer 
Re: The (Microprocessors) Code Density Hangout
Posted on 4-Oct-2022 16:20:49
#248 ]
Elite Member
Joined: 9-Mar-2003
Posts: 4600
From: Australia

@cdimauro

Quote:

cdimauro wrote:

EDIT. Added "The ARM Scalable Vector Extension" paper on the Vector/SIMD links.


AMD Zen 4 has AVX-512 with Intel's extensions beyond AVX-512F.

https://www.phoronix.com/review/amd-zen4-avx512
The AVX-512 extensions supported by Zen 4 as confirmed via the /proc/cpuinfo output on the Ryzen 9 7950X include:
avx512f,
avx512dq,
avx512ifma,
avx512cd,
avx512bw,
avx512vl,
avx512_bf16,
avx512vbmi,
avx512_vbmi2,
avx512_vnni,
avx512_bitalg,
avx512_vpopcntdq.


Zen 4 is available on normal retail channels.

_________________
Ryzen 9 7950X, DDR5-6000 64 GB RAM, GeForce RTX 3080 Ti
Ryzen 9 7900X, DDR5-5600 32 GB RAM, GeForce RTX 3080 Ti
Amiga 1200 (rev 1D1, KS 3.2, TF1260, 68060 @ 63 Mhz, 128 MB)
Amiga 500 (rev 6A, KS 3.2, PiStorm/RPi3a/Emu68)

 Status: Offline
Profile     Report this post  
Karlos 
Re: The (Microprocessors) Code Density Hangout
Posted on 4-Oct-2022 16:30:16
#249 ]
Elite Member
Joined: 24-Aug-2003
Posts: 3149
From: As-sassin-aaate! As-sassin-aaate! Ooh! We forgot the ammunition!

@Hammer

It'd be nice if vendors stopped adding more and more specialised and wider vector operations and looked into making the scalar code that makes up the majority normal workloads a bit faster.

_________________
Doing stupid things for fun...

 Status: Offline
Profile     Report this post  
Karlos 
Re: The (Microprocessors) Code Density Hangout
Posted on 6-Oct-2022 9:28:39
#250 ]
Elite Member
Joined: 24-Aug-2003
Posts: 3149
From: As-sassin-aaate! As-sassin-aaate! Ooh! We forgot the ammunition!

@cdimauro

Is there a simulator available (or planned) for NeXT64 ? How do you validate that it works in practise?

_________________
Doing stupid things for fun...

 Status: Offline
Profile     Report this post  
Gunnar 
Re: The (Microprocessors) Code Density Hangout
Posted on 6-Oct-2022 10:25:14
#251 ]
Regular Member
Joined: 25-Sep-2022
Posts: 152
From: Unknown

@Hammer

Only 3 pictures of Intel CPU in an Amiga-forum in a single post?
Hammer are not in form today?
Why not more INTEL pics?

 Status: Offline
Profile     Report this post  
cdimauro 
Re: The (Microprocessors) Code Density Hangout
Posted on 6-Oct-2022 19:25:01
#252 ]
Elite Member
Joined: 29-Oct-2012
Posts: 3084
From: Germany

@Hammer

Quote:

Hammer wrote:
@cdimauro

Quote:


Bobcat had 166Mhz less frequency, but:
- it was out-of-order;
- had more L1 data cache;
- had 512KB L2 cache per core;
- had a better productive process (40nm vs 45nm).

And it sucked compared to Atom...

My examples are real desktop apps running on Windows compared to your GCC 4.4/Linux benchmarks.

There are many also on the benchmark that I've posted.
Quote:
2014 era ICC beats GCC 4.4.

ICC exists for Linux as well. And the same for GCC.

What's the point here?
Quote:
Anandtech didn't show Jaguar benchmarks
[...]
AMD's game console design wins from Microsoft and Sony are real.
[...]
ARM Cortex A72 with quad core at 2.3 Ghz (Kirin 950) vs Intel Atom with quad core at 2.3 Ghz (Z3580)
[...]
CPU physics score

Intel Atom Z3580 = 20,977

ARM Cortex A72 Kirin 950 = 14,784

AMD Athlon 5350 quad-core Jaguar CPUs = 23,546

AMD's game console design wins from Microsoft and Sony are real.

Amiga 500/1000 is designed to be gaming machines 1st, not Unix workstations!

This is PADDING plus changing the argument: I have NOT talked about AMD's Jaguar.

My statement was only about AMD's Bobcat VS Intel's Atom. And the same is about the proper benchmarks that I've posted.

P.S. Have I said that the Jaguar was off-topic?

 Status: Offline
Profile     Report this post  
cdimauro 
Re: The (Microprocessors) Code Density Hangout
Posted on 6-Oct-2022 19:29:25
#253 ]
Elite Member
Joined: 29-Oct-2012
Posts: 3084
From: Germany

@Hammer

Quote:

Hammer wrote:
@cdimauro

Quote:

cdimauro wrote:

EDIT. Added "The ARM Scalable Vector Extension" paper on the Vector/SIMD links.


AMD Zen 4 has AVX-512 with Intel's extensions beyond AVX-512F.

https://www.phoronix.com/review/amd-zen4-avx512
The AVX-512 extensions supported by Zen 4 as confirmed via the /proc/cpuinfo output on the Ryzen 9 7950X include:
avx512f,
avx512dq,
avx512ifma,
avx512cd,
avx512bw,
avx512vl,
avx512_bf16,
avx512vbmi,
avx512_vbmi2,
avx512_vnni,
avx512_bitalg,
avx512_vpopcntdq.


Zen 4 is available on normal retail channels.


OK, and? What's the point?


@Karlos

Quote:

Karlos wrote:
@Hammer

It'd be nice if vendors stopped adding more and more specialised and wider vector operations and looked into making the scalar code that makes up the majority normal workloads a bit faster.

Those aren't mutually exclusive.

In fact, CPU vendors are improving the performance of their products on the following areas:
- integer / scalar operations;
- SIMD/vector operations;
- core counts.

Because those affect the various workloads in different ways.

Focusing only on a single area isn't good if we want to tackle all types of algorithms / applications.

 Status: Offline
Profile     Report this post  
cdimauro 
Re: The (Microprocessors) Code Density Hangout
Posted on 6-Oct-2022 19:39:42
#254 ]
Elite Member
Joined: 29-Oct-2012
Posts: 3084
From: Germany

@Karlos

Quote:

Karlos wrote:
@cdimauro

Is there a simulator available (or planned) for NeXT64 ? How do you validate that it works in practise?

Not yet. The plan is to focus on a compiler's backend first (CLang/LLVM) to be created for the ISA, to get some real-world data about code density, number of executed instructions, number of memory accesses, data and bss section sizes.

Plus the related assembler and disassembler.

Once I've something "working" (binaries are generated) I could write an emulator to check if the generated code works properly.

Specifically, it'll be written in x86/x64 assembly, because NeXT64 is a superset of those ISAs, so it's very easy to map one NeXT64 instruction to a bunch of x86/x64 ones. Maybe I'll use C to write the emulator "infrastructure". But those details aren't yet decided (I prefer to use Python, because I can easily build a CI system & related tests).

 Status: Offline
Profile     Report this post  
Goto page ( Previous Page 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 )

[ home ][ about us ][ privacy ] [ forums ][ classifieds ] [ links ][ news archive ] [ link to us ][ user account ]
Copyright (C) 2000 - 2019 Amigaworld.net.
Amigaworld.net was originally founded by David Doyle