Joined: 24-Aug-2003 Posts: 4402
From: As-sassin-aaate! As-sassin-aaate! Ooh! We forgot the ammunition!
@cdimauro
FWIW, I think the non-AMMX documentation suffers from copy pasta type issues. Several operations indicate they do and do not accept 64-bit operands at the same time. Likely the original Motorola document was copied and the description modified to include "quad" where someone remembered, but equally didn't update the brief instruction overview part of the form.
FWIW, I think the non-AMMX documentation suffers from copy pasta type issues. Several operations indicate they do and do not accept 64-bit operands at the same time. Likely the original Motorola document was copied and the description modified to include "quad" where someone remembered, but equally didn't update the brief instruction overview part of the form.
Yes, I know.
And even Gunnar admitted that the documentation isn't in a good shape. Quote:
I'm not holding by breath for clarification.
Me neither. This thread is here just for fun...
Status: Offline
Karlos
Re: Apollo 68080 64-bit operations Posted on 23-Jan-2023 13:20:43
Joined: 24-Aug-2003 Posts: 4402
From: As-sassin-aaate! As-sassin-aaate! Ooh! We forgot the ammunition!
@cdimauro
Quote:
It's not Karlos' naive assumption, rather what's coming out from reading this simple statement:
I don't take bhabbot's oddly personal response the thread to heart because I think his confusion stems from exactly the same place. He interprets the statements and documentation to arrive at the conclusion it's a 32 bit processor with some 64 bit AMMX operations. I interpret the same statements and documentation to arrive at the conclusion it's a 64 bit processor, with 64-bit registers and operations, with a 32 address lines out. The point is .. it's not clear either way.
16 crawler(s) on-line.
118 guest(s) on-line.
0 member(s) on-line.
Karlos 
